

## Course guide

# 2301203 - PCR - Packaging, Characterization and Reliability

**Last modified:** 29/05/2025

**Unit in charge:** Barcelona School of Telecommunications Engineering  
**Teaching unit:** 1022 - UAB - (ANG) pendent.

**Degree:** MASTER'S DEGREE IN SEMICONDUCTOR ENGINEERING AND MICROELECTRONIC DESIGN (Syllabus 2024).  
(Optional subject).

**Academic year:** 2025    **ECTS Credits:** 6.0    **Languages:** English

### LECTURER

---

**Coordinating lecturer:** MONTSERRAT NAFRIA MAQUEDA

**Others:** Primer quadrimestre:  
ESTEVE AMAT BERTRÁN - 11  
ALBERT CRESPO YEPES - 11  
SALVADOR HIDALGO VILLENA - 11  
MANUEL LOZANO FANTOBA - 11  
JAVIER MARTÍN MARTÍNEZ - 11  
ROSANA RODRIGUEZ MARTINEZ - 11

### PRIOR SKILLS

---

Course "Semiconductor Facilities and Device Manufacturing",

### LEARNING RESULTS

---

#### Knowledges:

KT01. Identify semiconductor devices, technological processes, the most appropriate microelectronic design tools, and relationships between these elements in order to integrate a given product or system into microelectronic technologies.  
KT03. Describe the physical principles underlying current semiconductor devices in relation to their application, as well as their emerging trends, modelling and characterisation techniques.  
KT04. Identify and describe the different manufacturing and characterisation processes in microelectronics and their applicability according to the functional and cost requirements of the final integrated product.  
KT07. Identify gender stereotypes and roles and how they may impact professional practice.

#### Skills:

ST06. Plan the different activities involved in successfully carrying out an assigned task within a team, managing time and resources appropriately.

#### Competences:

CT03. Apply the processes of semiconductor engineering and microelectronic design to fields in diverse areas of science or engineering where integrated systems are required.

### TEACHING METHODOLOGY

---

The methodology will combine master classes by the professors and hands-on exercises where the students will have to apply their knowledge to solve practical problems.

## LEARNING OBJECTIVES OF THE SUBJECT

- Identify in-line and wafer-level characterization and analysis techniques for fabrication processes and devices specific to nanotechnology and describe their fundamentals, being aware of their limitations.
- Identify and describe the fundamentals of failure/aging mechanisms and variability in nanodevices. Design accelerated reliability tests for lifetime estimation in nanoelectronics.
- Describe failure analysis techniques for technology assessment and gain hands-on experience.
- Describe the basic packaging techniques of devices and circuits and select the best option based on the specifications and applications.

## STUDY LOAD

Type	Hours	Percentage
Self study	102,0	68.00
Hours large group	30,0	20.00
Hours small group	18,0	12.00

**Total learning time:** 150 h

## CONTENTS

### Block 1. Electrical characterization of processes and MOS devices

#### Description:

1.1 Characterization of the fabrication process. In-line measurements (profilometry, interferometry, ellipsometry, 4-point probe, ...). Test structures. Resistivity profiling by Differential Hall Effect and Spreading Resistance. Contact resistance measurements. Process qualification from C-V and current measurements (EOT, interfacial state density, Cox, flat band voltage...).

1.2 Electronic measurement systems for processes and devices characterization: wafer-probe stations, Source-Measurement Units, Semiconductor Parameter Analysers, C-V meters... Performance and limitations.

1.3 MOSFET performance evaluation: determination of performance parameters (threshold voltage, mobility, subthreshold swing....). Yield and process variability. Tests and test structures for compact model parameter extraction.

#### Related activities:

Master classes and hands-on work.

#### Full-or-part-time: 9h

Theory classes: 9h

## Block 2. Reliability assessment

### Description:

2.1 General concepts. Quality and reliability. Reliability modelling. Reliability of simple systems. Statistical distributions for reliability. Reliability of complex systems.

2.2 Reliability tests. Concept of reliability test. Accelerated tests. Introduction to Reliability Prediction Engineering.

2.3 Reliability in micro/nanoelectronics. Degradation/failure mechanisms in MOSFETs: Bias Temperature Instabilities, Hot Carrier Injection, Time-Dependent Dielectric Breakdown. Lifetime prediction. Other failure mechanisms: electromigration and ESD. Impact of CMOS scaling: time-dependent variability (TDV). Test structures, statistical characterization and modelling of the TDV. Reliability Simulation of integrated circuits: compact Models for TDV and Design for Reliability.

### Related activities:

Master classes and hands-on work.

### Full-or-part-time: 15h

Theory classes: 15h

## Block 3. Failure analysis

### Description:

Fault location on the surface of an IC. Structural analysis and possible effects on its operation. Reconstruction of functionality and proposal of actions that mitigate/prevent/solve possible failures.

### Related activities:

Master classes and hands-on work.

### Full-or-part-time: 2h

Theory classes: 2h

## Block 4. Packaging of devices and circuits

### Description:

4.1 Introduction: Need for packaging. Single chip packages. Commonly used packages. Device Packaging types: THD (Through Hole Device), SMD (Surface Mounted Device), CSP (Chip Scale Packaging).

4.2 Materials and techniques. Wafer preparation and dicing. Die attaching. Wire bonding. Materials: metal, ceramics, polymers, glasses. Thermal behaviour and thermal mismatching.

4.3 Advanced packaging. Flip chip Bump Bonding. Current trends in packaging. Multichip modules (MCM). Hybrid circuits. System in package (SIP). Packaging roadmaps.

4.4 Issues. Parasitic resistance and capacity. Crosstalk. Power dissipation. Manufacturability. Testability. Reliability. Know Good Die problem. Lead-free alloys. Green electronics and RoHS compliance.

### Related activities:

Master classes.

### Full-or-part-time: 4h

Theory classes: 4h

## GRADING SYSTEM

Final exam (40%) + Course work (60%)

## BIBLIOGRAPHY

---

### Basic:

- Ulrich, R.K.; Brown, W.D. Advanced electronic packaging. 2nd ed. Hoboken, New Jersey: Wiley-Interscience/IEEE, 2006. ISBN 9780471466093.
- Tummala, R.R.; Rymaszewski, E.J.; Klopfenstein, A.G. Microelectronics packaging handbook. 2nd ed. Boston: Kluwer Academic Publishers, 1997. ISBN 0412084317.
- Razeghi, M. Fundamentals of solid state engineering [on line]. 4th ed. Cham: Springer International Publishing, 2019 [Consultation: 07/06/2024]. Available on: <https://link-springer-com.recursos.biblioteca.upc.edu/book/10.1007/978-3-319-75708-7>. ISBN 9783319757087.
- Sun, Y.; Li, L.; Tiniakov, D. Reliability engineering. Gateway East, Singapore: Springer, 2024. ISBN 9789819959778.
- MacPherson, J.W. Reliability physics and engineering: time-to-failure modeling [on line]. 3rd ed. Cham: Springer, 2019 [Consultation: 16/10/2024]. Available on: <https://link-springer-com.recursos.biblioteca.upc.edu/book/10.1007/978-3-319-93683-3>. ISBN 9783319936826.
- Selecting the right SMU [on line]. White paper, Keysight Technologies, 2023 [Consultation: 16/10/2024]. Available on: <https://www.keysight.com/us/en/assets/3122-1709/white-papers/Selecting-the-Right-SMU.pdf>.
- Strong, A.W... [et al.]. Reliability wearout mechanisms in advanced CMOS technologies. [New York?]: Wiley-IEEE Press, 2009. ISBN 9780471731726.
- Semiconductor reliability handbook [on line]. Rev. 2.50. Renesas Electronics, 2017 [Consultation: 07/06/2024]. Available on: <https://www.renesas.com/us/en/document/grl/semiconductor-reliability-handbook>.
- Bazu, M.I.; Bajenescu, T.I. Failure analysis: a practical guide for manufacturers of electronic components and systems [on line]. Chichester, West Sussex, U.K: Wiley, 2011 [Consultation: 21/06/2024]. Available on: <https://onlinelibrary-wiley-com.recursos.biblioteca.upc.edu/doi/book/10.1002/9781119990093>. ISBN 9781119990093.