Course guides
230120 - DSED - Design of Digital Electronic Systems

Unit in charge: Barcelona School of Telecommunications Engineering
Teaching unit: 710 - EEL - Department of Electronic Engineering.

Degree: BACHELOR'S DEGREE IN TELECOMMUNICATIONS TECHNOLOGIES AND SERVICES ENGINEERING (Syllabus 2015). (Optional subject).

Academic year: 2021  ECTS Credits: 5.0  Languages: Catalan, Spanish

LECTURER

Coordinating lecturer: Chavez Dominguez, Juan Antonio
Rubio Sola, Jose Antonio

Others: Pons Nin, Joan
Moll Echeto, Francesc De Borja

PRIOR SKILLS

Basic knowledge of CMOS technology.
Basic knowledge of combinational and sequential digital design.
Basic knowledge of microprocessor architectures.

REQUIREMENTS

DISSENY DIGITAL - Precorequisit

DEGREE COMPETENCES TO WHICH THE SUBJECT CONTRIBUTES

Transversal:
07 AAT N3. SELF-DIRECTED LEARNING - Level 3. Applying the knowledge gained in completing a task according to its relevance and importance. Deciding how to carry out a task, the amount of time to be devoted to it and the most suitable information sources.

TEACHING METHODOLOGY

Lectures: presentations on each specific topic and collective analysis of cases of electronic digital design.
Classes of problems: Study of digital design problems related to exposed theory.
Laboratory classes: Design, analysis and development of digital circuitry associated with the exposed theory and telecommunications. These laboratory activities will be implemented in Terasic development boards using ALTERA programmable devices.
Short-answer tests (controls) and extended-response (final exam)
LEARNING OBJECTIVES OF THE SUBJECT

The main objective will be the design of synchronous circuits of medium and high complexity for applications preferably communications and signal processing in real time.
Rapid prototyping is the focus of the subject. Implement efficient designs require good training in the hardware description language VHDL, knowledge and use of design tools, architectures of FPGAs, as well as advanced digital design concepts.
The study and characterization of features, especially the temporal behavior of designs will also be important. Knowing the physical limitations of the devices is a priority to calculate the basic parameters of the circuits: maximum operating frequency, power dissipation, cost and occupied area.
Assimilation and consolidation of knowledge will be achieve implementing the designs in the laboratory with design tools and commercial devices.
List of specific objectives of the course:
* The use of methodologies and design tools for complex sequential digital systems.
* To analyze some of the issues of greatest impact in the digital design.
* Identify and evaluate alternative implementation of digital systems, including programmable logic devices.
* Understanding and using hardware description languages, including VHDL.

STUDY LOAD

<table>
<thead>
<tr>
<th>Type</th>
<th>Hours</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hours small group</td>
<td>26,0</td>
<td>17.45</td>
</tr>
<tr>
<td>Self study</td>
<td>97,0</td>
<td>65.10</td>
</tr>
<tr>
<td>Hours large group</td>
<td>26,0</td>
<td>17.45</td>
</tr>
</tbody>
</table>

Total learning time: 149 h

CONTENTS

1. Design of digital electronic systems

Description:
1.1. Design strategies.
1.2. Programmable logic devices: CPLDs, FPGAs.
1.3. Rapid prototyping tools.
1.3.1. Hardware description languages, types and levels of description.
1.3.2. Synthesis.
1.3.3. Simulation. Timing constraints and performance verification.
1.3.4. Guidelines for manufacturing test.

Full-or-part-time: 37h
Theory classes: 6h 30m
Laboratory classes: 6h 30m
Self study : 24h
2. Synthesis with VHDL

Description:
2.1. Reminder of the main features.
2.2. Libraries.
2.3. Functions and procedures.
2.4. Inference of specific blocks.
2.4.1. Generation and distribution of clock signals.
2.4.2. Arithmetic blocks.
2.4.3. Memory blocks. Implementation of stacks.

Full-or-part-time: 37h
Theory classes: 6h 30m
Laboratory classes: 6h 30m
Self study: 24h

3. Design techniques

Description:
3.1. Concurrent state machines.
3.2. Algorithmic machines.
3.2.1. Data subsystem. Pipelining.
3.2.2. Control subsystem.
3.2.3. Microprogrammable systems.
3.3. Methods to reduce consumption.
3.4. Structures and standards of test.
3.5. IP cores.

Full-or-part-time: 37h
Theory classes: 6h 30m
Laboratory classes: 6h 30m
Self study: 24h


Description:
4.1.1. Temporal analysis.
4.1.2. Metastability.
4.1.3. Hazards.
4.1.4. Synchronous versus asynchronous.
4.2. Synthesis of frequency.
4.3. Interface with memories and other peripherals.
4.4. Test.

Full-or-part-time: 37h
Theory classes: 6h 30m
Laboratory classes: 6h 30m
Self study: 24h
GRADING SYSTEM

Continuous theory assessment: controls, exercises and/or works to be done during the course (CT)
Final theory exam (FTE)
Final theory grade of (FTG): Maximum (FTE, 0.5FTE + 0.5CT)
Continuous laboratory assessment (CL): Activity Tracking
Final Laboratory exam (FLE)
Final Laboratory grade (NLG): 0.75CL + 0.25 FLE
Final note subject = 0.5FTG + 0.5 NLG

EXAMINATION RULES.

Exams: Individual
Individual work: Individual
Laboratory groups: maximum two students

BIBLIOGRAPHY

Basic: