Course guide
230930 - DMIC - Microelectronic Design

Unit in charge: Barcelona School of Telecommunications Engineering
Teaching unit: 710 - EEL - Department of Electronic Engineering.

Degree: BACHELOR'S DEGREE IN ELECTRONIC ENGINEERING AND TELECOMMUNICATION (Syllabus 2018).
(Compulsory subject).

Academic year: 2023  ECTS Credits: 6.0  Languages: Catalan, Spanish, English

LECTURER

Coordinating lecturer: Consultar aquí / See here: https://telecos.upc.edu/ca/estudis/curs-actual/professorat-responsables-coordinadors/responsables-assignatura

Others: Consultar aquí / See here: https://telecos.upc.edu/ca/estudis/curs-actual/professorat-responsables-coordinadors/professorat-assignat-idioma

PRIOR SKILLS


DEGREE COMPETENCES TO WHICH THE SUBJECT CONTRIBUTES

Specific:
CE22. (ENG) GREELEC: Capacitat per a seleccionar circuits i dispositius electrònics per a la transmissió, l'encamíament o enrutament i els terminals, tant en entorn fixs com mòbils. (Mòdul de tecnologia específica - Sistemes Electrònics).
CE27. (ENG) GREELEC: Capacitat per a dissenyar dispositius d'interfície, captura de dades i emmagatzament, i terminals per serveis i sistemes de telecomunicació. (Mòdul de tecnologia específica- Sistemes electrònics).

General:
CG4. (ENG) GREELEC: Capacitat de resoldre problemes amb iniciativa, presa de decisions, creativitat i de comunicació i transmetre coneixements, habilitats i destresa, comprenent la responsabilitat ètic i professional de l'activitat de l'enginyer rècnic de telecomunicació.

Transversal:
CT7. (ENG) GREELEC: TERCERA LLENGUA: Conèixer una tercera llengua, preferentment l'anglès, amb un nivell adequat oral i escrit i en consonància amb les necessitats que obtindran els titulats i titulades.
CT4. (ENG) GREELEC: TREBALL EN EQUIP: ser capaç de treballar com a membre d'un equip interdisciplinar, ja sigui com un membre més o realitzant tasques de direcció, amb la finalitat de continuar a desenvolupar projectes amb pragmatisme i sentit de la responsabilitat, assumint compromisos tenint en compte els recursos disponibles.

Basic:
CB4. (ENG) GREELEC: Que els estudiants poguin transmetre informació, idees, problemes i solucions a un públic tant especialitzat com no especialitzat.
TEACHING METHODOLOGY

- Lectures
- Laboratory practical classes
- Individual work (distance)
- Group work (distance)
- Exercises
- Extended answer test (Mid-Term Exam)
- Extended answer test (Final Exam)

LEARNING OBJECTIVES OF THE SUBJECT

The main objective of this course is to provide the student with knowledge and fundamental capacities for the design of integrated circuits in CMOS microelectronic technologies. Starting from the analysis and design of both digital (gates) and analog (amplifier) basic circuits, the student will progress to the physical design of these circuits in CMOS integrated technologies (layout), and will know the processes of physical and functional verification of the designed circuits, which must be completed before being manufactured. The student will understand the physical aspects that affect the performance of the circuits (parasitic capacitances, process variability, noise), will know different non-idealities, and finally will be introduced in the specificities of the microelectronic design for radio frequency circuits.

STUDY LOAD

<table>
<thead>
<tr>
<th>Type</th>
<th>Hours</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Self study</td>
<td>85,0</td>
<td>56.67</td>
</tr>
<tr>
<td>Hours small group</td>
<td>26,0</td>
<td>17.33</td>
</tr>
<tr>
<td>Hours large group</td>
<td>39,0</td>
<td>26.00</td>
</tr>
</tbody>
</table>

Total learning time: 150 h

CONTENTS

Integrated Circuits Micro- and Nano-Electronic Technologies

Description:
General concepts on the past evolution of microelectronics and characteristics of the technologies today. Microelectronic technology, manufacturing of integrated circuits.

Full-or-part-time: 4h
Theory classes: 2h
Self study: 2h

Layout of a CMOS integrated circuit

Description:
Step-by-step design process from the electrical circuit (schematics) to the physical description (layout) and verification. Use of CAD tools for the design of chips (Cadence Virtuoso IC design).

Related activities:
Labs

Full-or-part-time: 5h
Theory classes: 1h
Laboratory classes: 2h
Self study: 2h
### MOS Transistor. DC circuit analysis (large signal)

**Description:**
Reminder: Behavior and basic equations for the MOS transistor.
DC analysis of basic circuits. Voltage-mode or current-mode biasing.

**Related activities:**
- Labs

**Full-or-part-time:** 17h
- Theory classes: 3h
- Laboratory classes: 4h
- Self study: 10h

### Dynamic response of CMOS gates

**Description:**
Reminder: MOS transistor capacitances.
Speed in CMOS digital gates. Estimation of the propagation time.
Power consumption in CMOS digital gates (leakage and dynamic).
Buffer design.

**Related activities:**
- Labs

**Full-or-part-time:** 34h
- Theory classes: 9h
- Laboratory classes: 6h
- Self study: 19h

### CMOS basic analog stages

**Description:**
Reminder: MOSFET small-signal model.
Common-source amplifier with load resistance
Current sources, current mirrors
Active loads.
Common-drain stage (source follower).
Frequency response in amplifiers.
Common-gate stage. Cascode structure.

**Related activities:**
- Labs

**Full-or-part-time:** 32h
- Theory classes: 9h
- Laboratory classes: 4h
- Self study: 19h
Differential stages

Description:
Basic definitions. Differential pair. 
Differential pair with resistive load (fully-differential). 
Differential pair with current mirror load (single-ended).

Related activities:
Labs.

Full-or-part-time: 14h
Theory classes: 3h
Laboratory classes: 4h
Self study: 7h

Degradation of the signal quality produced by noise and non-linearity

Description:
Noise
Non-linearity

Full-or-part-time: 19h
Theory classes: 6h
Self study: 13h

Amplifier circuits for high frequencies (RF)

Description:
Introduction to radio-communication front-ends. 
Low-Noise Amplifiers in Receivers front-ends. Narrowband amplifiers.

Related activities:
Labs.

Full-or-part-time: 25h
Theory classes: 6h
Laboratory classes: 6h
Self study: 13h

GRADING SYSTEM

Labs (LAB): 40%
Contisou Assessment (AC): 20%
Final Exam (EX): 40%
The final grade (NF) is the highest of the following: $NF = 0.4*LAB + 0.2*AC + 0.4*EX$, or $NF = 0.4*LAB + 0.6*EX$

BIBLIOGRAPHY

Basic:

Complementary:
RESOURCES

Other resources:
Course slides, exercises, and tutorials available through the Atenea virtual campus.