230644 - ADS - Advanced Digital Systems

Coordinating unit: 230 - ETSETB - Barcelona School of Telecommunications Engineering
Teaching unit: 710 - EEL - Department of Electronic Engineering
Academic year: 2018
Degree: MASTER'S DEGREE IN ELECTRONIC ENGINEERING (Syllabus 2013). (Teaching unit Compulsory)
MASTER'S DEGREE IN TELECOMMUNICATIONS ENGINEERING (Syllabus 2013). (Teaching unit Optional)
MASTER'S DEGREE IN ELECTRONIC ENGINEERING (Syllabus 2009). (Teaching unit Optional)
ECTS credits: 5
Teaching languages: English

Teaching staff
Coordinator: J. MANUEL MORENO ARÓSTEGUI
Others: JOAN CABESTANY MONCUSÍ
Moreno Arostegui, Juan Manuel

Degree competences to which the subject contributes

Specific:
1. Ability to apply synchronization techniques and use standard buses considering electrical aspects and protocols.
2. Ability to specify and develop embedded systems using RTOS.
3. Ability to design digital systems based on multi-processors, configurable processors and FPGAs with HDL languages and CAE tools.

Transversal:
4. TEAMWORK: Being able to work in an interdisciplinary team, whether as a member or as a leader, with the aim of contributing to projects pragmatically and responsibly and making commitments in view of the resources that are available.
5. EFFECTIVE USE OF INFORMATION RESOURCES: Managing the acquisition, structuring, analysis and display of data and information in the chosen area of specialisation and critically assessing the results obtained.
6. FOREIGN LANGUAGE: Achieving a level of spoken and written proficiency in a foreign language, preferably English, that meets the needs of the profession and the labour market.

Teaching methodology
- Lectures
- Laboratory classes
- Laboratory practical work
- Individual work (distance)
- Short answer test (Control)
- Extended answer test (Final Exam)

Learning objectives of the subject

Learning objectives of the subject:

The aim of this course is to train students in methods of design complete digital system encompassing hardware and software components and also their interconnection. First the system architecture of a complex digital system is reviewed. Then the memory and interconnection models to be used are presented. Thereafter the main features of a real time
operating system (RTOS) are considered. Afterwards, physical aspects related to the implementation of the system (synchronisation, clock and data recovery methods) are presented.

Learning results of the subject:

- Ability to specify, design networks, services, processes and applications of telecommunications in both a fixed, mobile, personal, local or long distance, with different bandwidths in multicast networks, including voice and data.
- Ability to apply both traffic engineering tools as planning tools, dimensioning and network analysis.
- Ability to analyse, model and implement new architectures, network protocols and communication interfaces and new network services and applications.
- Ability to analyse, model and apply advanced techniques both security, including cryptographic protocols, firewalls, and collection mechanisms, authentication and content protection.

<table>
<thead>
<tr>
<th>Study load</th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Total learning time</strong>: 125h</td>
<td>Hours large group:</td>
<td>26h</td>
<td>20.80%</td>
</tr>
<tr>
<td></td>
<td>Hours medium group:</td>
<td>0h</td>
<td>0.00%</td>
</tr>
<tr>
<td></td>
<td>Hours small group:</td>
<td>13h</td>
<td>10.40%</td>
</tr>
<tr>
<td></td>
<td>Guided activities:</td>
<td>0h</td>
<td>0.00%</td>
</tr>
<tr>
<td></td>
<td>Self study:</td>
<td>86h</td>
<td>68.80%</td>
</tr>
</tbody>
</table>
## Content

### 1. Introduction

**Learning time:** 9h  
Theory classes: 2h  
Laboratory classes: 1h  
Self study: 6h

**Description:**  
- Trends in system on chip design  
- System components  
- Implementation alternatives

### 2. Memory Design

**Learning time:** 15h  
Theory classes: 4h  
Laboratory classes: 1h  
Self study: 10h

**Description:**  
- Scratchpads and cache memory  
- SOC memory systems  
- Board-based memory systems

### 3. Communication architectures

**Learning time:** 43h  
Theory classes: 8h  
Laboratory classes: 5h  
Self study: 30h

**Description:**  
- Bus-based communication architectures  
- Communication architectures standards  
- Networks on chip

### 4. Real-time operating systems (RTOS)

**Learning time:** 34h  
Theory classes: 6h  
Laboratory classes: 4h  
Self study: 24h

**Description:**  
- Multi-tasking and task scheduling  
- Synchronisation of resource access  
- Inter-task communication  
- Interrupt handling
## Planning of activities

<table>
<thead>
<tr>
<th><strong>LABORATORY</strong></th>
<th><strong>Learning time:</strong> 24h</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Description:</strong></td>
<td>Theory classes: 6h</td>
</tr>
<tr>
<td></td>
<td>Self study: 16h</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>EXERCISES</strong></th>
<th><strong>Description:</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Exercises to strengthen the theoretical knowledge.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>SHORT ANSWER TEST (CONTROL)</strong></th>
<th><strong>Description:</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Mid term control.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>EXTENDED ANSWER TEST (FINAL EXAMINATION)</strong></th>
<th><strong>Description:</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Final examination.</td>
</tr>
</tbody>
</table>

## Qualification system

Final exam: 40%
Group assessments: 20%
Laboratory assessments: 40%

### 5. Physical communication mechanisms

**Description:**
- Synchronisation
- Clock alignment
- Clock recovery
Bibliography

Basic:

Complementary: