# Course guide

## 230729 - CDEL - Configurable Digital Electronics

<table>
<thead>
<tr>
<th>Unit in charge:</th>
<th>Barcelona School of Telecommunications Engineering</th>
</tr>
</thead>
<tbody>
<tr>
<td>Teaching unit:</td>
<td>710 - EEL - Department of Electronic Engineering.</td>
</tr>
<tr>
<td>Degree:</td>
<td>MASTER'S DEGREE IN TELECOMMUNICATIONS ENGINEERING (Syllabus 2013). (Optional subject).</td>
</tr>
<tr>
<td></td>
<td>MASTER'S DEGREE IN ADVANCED TELECOMMUNICATION TECHNOLOGIES (Syllabus 2019). (Optional subject).</td>
</tr>
<tr>
<td></td>
<td>MASTER'S DEGREE IN ELECTRONIC ENGINEERING (Syllabus 2022). (Optional subject).</td>
</tr>
<tr>
<td>Academic year:</td>
<td>2022</td>
</tr>
<tr>
<td>ECTS Credits:</td>
<td>5.0</td>
</tr>
<tr>
<td>Languages:</td>
<td>English</td>
</tr>
</tbody>
</table>

## LECTURER

**Coordinating lecturer:** Consultar aquí / See here: [https://telecos.upc.edu/ca/estudis/curs-actual/professorat-responsables-coordinadors/responsables-assignatura](https://telecos.upc.edu/ca/estudis/curs-actual/professorat-responsables-coordinadors/responsables-assignatura)

**Others:** Consultar aquí / See here: [https://telecos.upc.edu/ca/estudis/curs-actual/professorat-responsables-coordinadors/professorat-assignat-idioma](https://telecos.upc.edu/ca/estudis/curs-actual/professorat-responsables-coordinadors/professorat-assignat-idioma)

## PRIOR SKILLS

Fundamentals of digital electronics: number systems, binary codes, Boolean Algebra, analysis and design of combinational logic circuits, combinational modules, analysis and design of simple sequential circuits, sequential modules (registers, counters, etc.)

Fundamentals of CMOS technology.

## DEGREE COMPETENCES TO WHICH THE SUBJECT CONTRIBUTES

**Transversal:**

1. **TEAMWORK:** Being able to work in an interdisciplinary team, whether as a member or as a leader, with the aim of contributing to projects pragmatically and responsibly and making commitments in view of the resources that are available.

2. **EFFECTIVE USE OF INFORMATION RESOURCES:** Managing the acquisition, structuring, analysis and display of data and information in the chosen area of specialisation and critically assessing the results obtained.

3. **FOREIGN LANGUAGE:** Achieving a level of spoken and written proficiency in a foreign language, preferably English, that meets the needs of the profession and the labour market.

## TEACHING METHODOLOGY

- Lectures
- Laboratory classes
- Personal work (distance)
- Short answer tests (midterm exams)
- Extended answer test (Final Exam)
LEARNING OBJECTIVES OF THE SUBJECT

Learning objectives of the subject:
The aim of this course is the presentation and use of advanced digital design tools and methodologies, with especial emphasis on hardware description languages, programmable logic devices and advanced design techniques for mid-complexity digital subsystems.

Learning results of the subject:
- Ability to design, implement and evaluate mid-complexity digital circuits, using programmable logic devices such as FPGAs and CPLDs.
- Ability to describe and evaluate logic circuits of medium complexity using the VHDL description language and associated tools.
- Knowledge of the features and characteristics of commercial programmable logic devices, such as CPLDs and FPGAs. Ability to understand the information provided by the manufacturers.
- Identification and modelling of mid-complex digital systems. Analysis and qualitative approaches, setting methods to validate the results.

STUDY LOAD

<table>
<thead>
<tr>
<th>Type</th>
<th>Hours</th>
<th>Percentage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hours small group</td>
<td>26,0</td>
<td>20.80</td>
</tr>
<tr>
<td>Self study</td>
<td>86,0</td>
<td>68.80</td>
</tr>
<tr>
<td>Hours large group</td>
<td>13,0</td>
<td>10.40</td>
</tr>
</tbody>
</table>

Total learning time: 125 h

CONTENTS

1. Introduction to VHDL

Description:
- VHDL fundamentals, data types, data objects and operators.
- Basic design units: entities, architectures, packages and libraries.
- Dataflow modelling: concurrent assignments.
- Behavioural modelling: processes and sequential assignments.
- Structural modelling: components, generation and iteration statements.

Full-or-part-time: 35h
- Theory classes: 5h
- Laboratory classes: 10h
- Self study: 20h
## 2. Digital design topics

**Description:**
- Finite State Machines: review, specification with VHDL, synthesis.
- Logic hazards: static and dynamic glitches, effects and mitigation strategies.
- Power consumption: static and dynamic power, current spikes, power estimation in CPLDs and FPGAs, low power strategies.
- Metastability and timing: metastability in synchronous circuits, synchronization errors, evaluating synchronization strategies: mean time between failures.
- About synchronous design: evaluating time performance of sync. circuits, the sync./async. trade-off, connecting sync. & async. circuits, concurrent FSMs.

**Full-or-part-time:** 43h  
Theory classes: 5h  
Laboratory classes: 8h  
Self study : 30h

## 3. Algorithmic systems

**Description:**
- Fundamentals of Algorithmic State Machines, data & control subsystems, ASM chart and VHDL specification, timing involved.
- Design of specific data and control units.
- Microprogrammed control: simple and evolved memory-based control units.
- Clock and reset signal managing.

**Full-or-part-time:** 21h 30m  
Theory classes: 1h 30m  
Laboratory classes: 8h  
Self study : 12h

## ACTIVITIES

### LABORATORY

**Description:**
- Module 1: Introduction to the design software & hardware tools (8h).
- Module 2: VHDL hierarchical design (9h).
- Module 3: ASM design (9h).

**Full-or-part-time:** 26h  
Laboratory classes: 26h

### HOMEWORK

**Description:**
Realization and delivery of 3 or 4 small works, exercises, etc. to do individually at home.

**Full-or-part-time:** 6h  
Self study: 6h
SHORT ANSWER TESTS

Description:
Two short exams to be done during the course.

Full-or-part-time: 2h
Theory classes: 2h

FINAL EXAMINATION - THEORY AND LABORATORY

Full-or-part-time: 3h
Theory classes: 3h

GRADING SYSTEM

Final Score: 60% from Theory grade + 40% from Laboratory grade
The Theory grade is the maximum between:
- 100% from Final examination,
- 50% from Final examination + 50% from partial examinations, controls and other activities done during the course.
It is possible to get rid of the Final examination if the grade of the partial exams and other works carried out during the course (called CTG) is 7.5 or more. In that case, the CTG becomes the Theory grade.

EXAMINATION RULES.

During the exams it is not allowed to use wireless devices (mobile phones, laptops, tablets, etc..) nor programmable calculators. It is also necessary to provide some identification document (ID card, passport, etc.)

BIBLIOGRAPHY

Basic:

Complementary: