Master's degree in Semiconductor Engineering and Microelectronic Design

The master's degree in Semiconductor Engineering and Microelectronic Design aims to provide advanced and specialised scientific and technological training in the design and manufacture of integrated, digital and analogue circuits, with an emphasis on applying them in memory systems, communication systems, control systems, computing systems, sensors and emerging devices, such as 2D and quantum devices.

The aim is thus to cover the current shortage of professionals who have this kind of training, which is highly valued in industry at the Spanish and European levels and in research into semiconductor technologies. The master's degree offers comprehensive training that combines the resources and academic excellence of participating universities, which have years of experience in education and research in semiconductor engineering and microelectronic design, and the participation of the Spanish National Research Council's IMB-CNM, the leading centre in microelectronic technologies.

It is an interuniversity master's degree coordinated by the UPC, with the participation of the Universitat de Barcelona (UB), the Universitat Autònoma de Barcelona (UAB) and the Universitat Rovira i Virgili (URV), and the strategic collaboration of the Institute of Microelectronics of Barcelona (IMB-CNM) of the Spanish National Research Council (CSIC).

Specialisations
- Semiconductor Engineering
- Microelectronic Design

GENERAL DETAILS

Duration and start date
1 academic year, 60 ECTS credits. Starting September

Timetable and delivery
Face-to-face

Fees and grants
Approximate fees for the master's degree, excluding other costs (does not include non-teaching academic fees and issuing of the degree certificate):
€1,660 (€6,331 for non-EU residents).
More information about fees and payment options
More information about grants and loans

Language of instruction
English

Information on language use in the classroom and students' language rights.

ADMISSION

General requirements
Academic requirements for admission to master's degrees

Places
30

Pre-enrolment
Pre-enrolment period open.
Expected deadline: 01/07/2024.

Enrolment

How to enrol

Legalisation of foreign documents

All documents issued in non-EU countries must be legalised and bear the corresponding apostille.

PROFESSIONAL OPPORTUNITIES

Professional opportunities

- Clean room technician.
- Integrated circuit designer.
- Researcher at related research centres.

Competencies

Generic competencies

Generic competencies are the skills that graduates acquire regardless of the specific course or field of study. The generic competencies established by the UPC are capacity for innovation and entrepreneurship, sustainability and social commitment, knowledge of a foreign language (preferably English), teamwork and proper use of information resources.

ORGANISATION: ACADEMIC CALENDAR AND REGULATIONS

UPC school

Barcelona School of Telecommunications Engineering (ETSETB)

Participating institutions

- Universitat Politècnica de Catalunya (UPC) - coordinating university
- Universitat Autònoma de Barcelona (UAB)
- Universitat de Barcelona (UB)
- Universitat Rovira i Virgili (URV)

Academic calendar

General academic calendar for bachelor’s, master’s and doctoral degrees courses

Academic regulations

Academic regulations for master’s degree courses at the UPC

CURRICULUM

Subjects | ECTS credits | Type
--- | --- | ---
FIRST SEMESTER
Analog Ic Design | 6 | Optional
Integrated Circuits Physical Design | 6 | Optional
Microelectronic Design | 6 | Compulsory
Microelectronic Technologies and Processes | 6 | Compulsory
Packaging, Characterization and Reliability | 6 | Optional
Semiconductor Devices | 6 | Optional
<table>
<thead>
<tr>
<th>Subjects</th>
<th>ECTS credits</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Semiconductor Facilities and Device Manufacturing</td>
<td>6</td>
<td>Optional</td>
</tr>
<tr>
<td>Soc Design and Verification</td>
<td>6</td>
<td>Optional</td>
</tr>
<tr>
<td><strong>SECOND SEMESTER</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Advanced IP Core Design</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Asic Design Techniques for High Secure Systems</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Emerging Technologies for Computing</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Flexible and Printed Electronics</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Innovation, Entrepreneurship and Leadership</td>
<td>6</td>
<td>Compulsory</td>
</tr>
<tr>
<td>Integrated Photonics</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Integrated Sensors and Circuits for Imagers and Radiation Detectors</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Material Characterization</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Microsensors</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Mixed Signal IP Design</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Power Devices and Systems</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Power Management Circuits in Asics</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>RF Ic Design</td>
<td>4</td>
<td>Optional</td>
</tr>
<tr>
<td>Seminars on Microelectronic Industry and Advanced Research</td>
<td>2</td>
<td>Compulsory</td>
</tr>
<tr>
<td>Master’s Thesis</td>
<td>10</td>
<td>Project</td>
</tr>
</tbody>
</table>

March 2024. **UPC. Universitat Politècnica de Catalunya · BarcelonaTech**